

#### Endicott Research Group, Inc.

2601 Wayne St., Endicott, NY 13760 607-754-9187 Fax 607-754-9255 http://www.ergpower.com

# SFDQDB4406F

### Specifications and Applications Information

12/16/15


The ERG Smart Force Series of LED Drivers are specifically designed for applications which require wide dimming and LCD brightness stability over a wide input voltage range. The SFDQDB4406F is designed to provide backlight power for the AU Optronics G238HAN01.0 display.

Designed, manufactured and supported within the USA, the SFDQD features:

- ✓ Wide input voltage range
- ✓ Constant LED current
- ✓ External dimming or on-board dimming
- ✓ High dimming ratio
- ✓ Soft start
- ✓ One year warranty

Connectors							
Input Connector		Output Connector *					
Molex 53261-1571		Molex 53261-0871					
J1-4,5,6 Vi J1-7,8,9 Gl J1-10,11,12 Gl J1-13 N/ J1-14 Er	in(+) in(+) ND ND /C nable ontrol		Cathode 2 Anode 2 Cathode 3 Anode 3 Cathode 4				

### Smart Force LED Driver





### SFDQDB4406F

#### **Absolute Maximum Ratings**

Rating	Symbol	Value	Units
Input Voltage Range V <sub>in</sub>		-0.3 to +20.0	Vdc
Storage Temperature	T <sub>stg</sub>	-40 to +85	°C
Enable Input Voltage	V Enable	0 to Vin	Vdc
Control Input Voltage	V <sub>PWM</sub>	0 to +5.0	Vdc

#### **Operating Characteristics**

Unless otherwise noted Vin = 12.00 Volts dc and Ta = 25°C.

Characteristic	Symbol	Min	Тур	Max	Units
Input Voltage	V <sub>in</sub>	+10.8	+12.0	+18.0	Vdc
Component Surface Temperature (Note 1)	T <sub>s</sub>	-40	-	+80	°C
Peak Inrush Current (Note 2)	I peak	-	2.3	-	Adc
Input Current	I in	1.23	1.47	1.67	Adc
LED String Voltage	$V_{LED}$	48.0	-	61.5	Vdc
Efficiency (Note 3)	η	-	87	-	%
Output Current (per string)	I out	66	69	72	mAdc
Enable Pin (Note 4)					
Turn-on Threshold	V <sub>thon</sub>	-	-	2.0	Vdc
Turn-off Threshold	$V_{thoff}$	0.8	-	-	Vdc
Enable Input Impedance (Note 5)	R <sub>Enable</sub>	-	10	-	kOhms
Control Pin (Notes 6,7)		•	•		
Full-on Threshold	V <sub>thon</sub>	-	1.0	-	Vdc
Full-off Threshold	$V_{thoff}$	-	4.5	-	Vdc
Control Input Bias Current	I Cbias	-	-	10	uA
Frequency	F <sub>PWM</sub>	-	245	-	Hz

Specifications subject to change without notice.

Note 1 Surface temperature must not exceed 80°C.

Note 2 Peak inrush occurs over a 1 to 3 ms time period during initial startup.

Note 3 Efficiency is calculated using a 55.7V load.

Note 4 Enable pin is internally pulled up above the turn-on threshold

Note 5 Enable pin input impedance is  $10k\Omega$  to 12V.

Note 6 Control pin is internally pulled to GND.

Note 7 Control pin input impedance is  $485k\Omega$ .





#### **Application Information**

The ERG SFDQDB4406F has been designed to be configured in multiple ways:

#### **NO DIMMING**

- OPERATION: The SFDQ can be configured to operate without dimming by floating the Control (J1-15) pin and Enable (J1-14) pin.
- Pins 1 through 6 of connector J1 must be connected to +Vin, between 10.8 and 18 Vdc. Pins 7 through 12 of connector J1 must be connected to GND.

#### **ONBOARD PWM DIMMING**

- OPERATION: Onboard PWM configuration as shown in Figure 1 allows the user to control display brightness by controlling the onboard PWM generator. The user is responsible to provide an analog control signal.
- DIMMING: Dimming is accomplished by applying an analog voltage to the Control Pin (J1-15). Display brightness is modulated by controlling the Control Pin voltage as shown in Graph 1.
- ENABLE/DISABLE: The driver may be enabled or disabled (turned on and off) by applying a DC voltage to the Enable Pin(J1-14). Enable Pin on and off levels are specified in the Operating Characteristics section of the data sheet. Enable Pin is internally pulled up above the turn-on threshold.
- Pins 1 through 6 of connector J1 must be connected to +Vin, between 10.8 and 18 Vdc. Pins 7 through 12 of connector J1 must be connected to GND.


#### **EXTERNAL PWM DIMMING**

- OPERATION: External PWM configuration as shown in Figure 2 allows the user to control display brightness with an externally generated PWM signal. The user is responsible to provide the PWM signal.
- DIMMING: Dimming is accomplished by applying a PWM signal to the Enable Pin (J1-14). Enable on and off
  levels are specified in the Operating Characteristics section of the data sheet. Display brightness is modulated
  by controlling the PWM duty cycle as shown in Graph 2.
- Pins 1 through 6 of connector J1 must be connected to +Vin, between 10.8 and 18 Vdc. Pins 7 through 12 of connector J1 must be connected to GND.
- Control Pin (J1-15) should be left floating or connected to GND.



## SFDQDB4406F

#### **ONBOARD PWM DIMMING**



Graph 1





Figure 1



#### **EXTERNAL PWM DIMMING**



(1) Nonlinear relationship from 0 to 2% duty cycle.

#### Graph 2




Figure 2



Endicott Research Group, Inc. (ERG) reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by ERG is believed to be accurate and reliable. However, no responsibility is assumed by ERG for its use.