

Endicott Research Group, Inc.

2601 Wayne St., Endicott, NY 13760 607-754-9187 Fax 607-754-9255 http://www.ergpower.com

Specifications and **Applications Information**

10/14/08 **Preliminary**

The ERG 10m123415 (10m Class) low profile dc to ac inverter is specifically designed to power the following display module(s) to a moderate brightness level from a +12 volt dc power supply:

- Hitachi TX31D50VM2BAA
- Hitachi TX31D55VM2BAA


This low profile inverter features:


- ✓ Less Than 10 mm in Height
- ✓ LCD Module Specific
- ✓ Display Compatible Output Connector
- ✓ Firm Specifications
- ✓ Application Information
- ✓ Designed, Manufactured and Supported in the USA
- ✓ Custom Input and Output Voltages
- ✓ Flexible System Interface

Connectors			
Input Connector Molex 53261-0871	Output Connector JST SM02(8.0)B-BHS-1-TB		
J1-1,2 +Vin J1-3,4 GND J1-5 Enable * J1-6,7,8 N/C	J2-1 ACout J2-2 ACreturn		
* Valid only with JP1 removed			

10m Class Single Lamp DC to AC Inverter

10m123415





Absolute Maximum Ratings

Rating	Symbol	Value	Units
Input Voltage Range	V _{in}	-0.3 to +13.2	Vdc
Storage Temperature	T stg	-40 to +85	°C

Operating Characteristics

With a load simulating the referenced display and lamp warm-up of 5 minutes. Unless otherwise noted Vin = 12.00 Volts dc and Ta = 25° C

Characteristic	Symbol	Min	Тур	Max	Units
Input Voltage	V _{in}	+10.8	+12.0	+12.6	Vdc
Component Surface Temperature (note 1)	T _s	-20	-	+80	°C
Input Current (note 2)	I in	-	0.57	0.66	Adc
Operating Frequency	Fo	32	37	42	kHz
Minimum Output Voltage (note 3)	V _{out} (min)	1800	-	-	Vrms
Efficiency	h	-	89	-	%
Output Current (per lamp)	I _{out}	-	6.1	-	mArms
Output Voltage	V _{out}	-	1000	-	Vrms
Enable Pin Input Current Requirement (notes 4,5,6)	I _{Enable}	-	5.2	-	mAdc
Enable Pin Input Voltage Requirement (notes 4,5,6)	V _{Enable}	Off 0 or Floating	On 12	On Vin	Vdc

Specifications subject to change without notice.

- (Note 1) Surface temperature must not exceed 80 degrees C; thermal management actions may be required.
- (Note 2) Input current in excess of maximum may indicate a load/inverter mismatch condition, which can result in reduced reliability. Please contact ERG technical support.
- (Note 3) Provided data is not tested but guaranteed by design.
- (Note 4) Required User Enable/Disable Interface Circuit is shown on page 3.
- (Note 5) Valid only with JP1 removed.
- (Note 6) With the inverter powered and JP1 is in place, a ground applied to the enable pin J1-5 will open the inverter fuse.

Application Notes:

- 1) The minimum distance from high voltage areas of the inverter to any conductive material should be .12 inches per kilovolt of starting voltage.
- 2) Mounting hardware to be non-conductive.
- 3) Open framed inverters should not be used in applications at altitudes over 10,000 feet.
- 4) Contact ERG for possible exceptions.




Endicott Research Group, Inc.

2601 Wayne St., Endicott, NY 13760 607-754-9187 Fax 607-754-9255 http://www.ergpower.com



PWM Dimming

(Valid only with JP1 removed)



- (1) Low ESR type input by-pass capacitor (22 uF 100 uF) may be required to reduce reflected ripple.
- (2) V_{PWM} from 2.4V to less than or equal to +Vin.
- (3) Full brightness without PWM control requires that pin 5 be tied to +Vin. Pin 5 must be at 0V to turn off.
- (4) Duty Cycle 5% 100%.



Endicott Research Group, Inc. (ERG) reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by ERG is believed to be accurate and reliable. However, no responsibility is assumed by ERG for its use.